

FIG. 1

200




FIG. 2




FIG. 3

FIG. 4 is a block diagram of a signal processing system. The system includes a hybrid (410) with four input lines. The output of the hybrid (410) is connected to a PGA (412) with a gain range of -8 to +24 dB. The output of the PGA (412) is connected to a high pass filter and PGA (414) with a cutoff frequency $f_c = 140\text{KHZ}$ and a gain range of 6-12 dB. The output of the high pass filter and PGA (414) is connected to a low pass filter and PGA (416) with a cutoff frequency $f_c = 2\text{MHZ}$ and a gain range of 0-6 dB. The output of the low pass filter and PGA (416) is connected to a PGA (418) with a gain range of 0-6 dB. The output of the PGA (418) is connected to an ADC (420) with a resolution of 16 bits and a sampling rate of 35.328MHZ. The output of the ADC (420) is connected to a decimator (430) with a decimation factor of 35.328MHZ to 8.836MHZ. The output of the decimator (430) is connected to a low pass filter (440). The output of the low pass filter (440) is connected to a decimator (450) with a decimation factor of 8.836MHZ to 2.208MHZ. The output of the decimator (450) is connected to a high pass filter (460) with a cutoff frequency of 2.208MHZ. The output of the high pass filter (460) is connected to a 16-bit output line.




FIG. 4




FIG. 5




FIG. 6

Figure 7 is a block diagram of a digital signal processing system 700. The system 700 includes a DAC 710, an interpolator 720, an IIR filter 730, a compensator 740, an FIR filter 750, and a multiplier 752. The DAC 710 is connected to the interpolator 720, which is connected to the IIR filter 730. The IIR filter 730 is connected to the compensator 740, which is connected to the FIR filter 750. The FIR filter 750 is connected to the multiplier 752. The multiplier 752 is connected to an input signal. The system 700 is configured to process a 1.1 MHz input signal. The interpolator 720 is configured to interpolate the input signal by a factor of 23. The IIR filter 730 is configured to filter the interpolated signal. The compensator 740 is configured to compensate the filtered signal. The FIR filter 750 is configured to filter the compensated signal. The multiplier 752 is configured to multiply the filtered signal by a factor of M. The system 700 is configured to output a signal at 9600 Hz.

700




FIG. 7

FIG. 8 is a block diagram of a digital signal processing system.




FIG. 8

900

A->D

D->A

f_i	M/N	OPT M/N	f_{audio}	N/M	$N/M \cdot f_{audio}$
7200	8/6	16/12	9600	12/16	7200
8000	6/5	6/5	9600	5/6	8000
8229	7/6	14/12	9600	12/14	8228.57
8400	8/7	16/14	9600	14/16	8400
9000	16/15	16/15	9000	15/16	9000
9600	1/1	16/16	9600	16/16	9600
10,286	14/15	14/15	9600	15/14	10,285.71

FIG. 9

FIG. 10 is a block diagram of a digital filter. The input data is shifted N places before the next computation. The input data is shifted N places before the next computation. The input data is shifted N places before the next computation.




FIG. 10

FIG. 11 is a block diagram of a frame synchronization circuit. The circuit includes a D-FLIP FLOP, a multiplier, a subtractor, an adder, a delay element, and a frame sync output.

1100




FIG. 11




FIG. 12